




DEBUG, PROGRAMMING, AND LPC COMMS



DECOUPLING



Tessel

Copyright 2014 Technical Machine
License: CC-BY-SA

CC3000


TM-00-04.dch
2014.06.05

2

1

B

B



A

A

2

1



Tessel

Copyright 2014 Technical Machine
License: CC-BY-SA

FLASH




TM-00-04.dch
2014.06.05

2

1

B

B



A

A

2

1



Tessel

LPC1830 - COMMS

Copyright 2014 Technical Machine

TM-00-04.dch

License: CC-BY-SA




2014.06.05

2

1

B

B



A

A

2

1




Tessel

Copyright 2014 Technical Machine
License: CC-BY-SA


LPC1830 - MISC

TM-00-04.dch
2014.06.05

2






1



B

B



2

1

A

A




Tessel LPC1830 - PWR + CLK


Copyright 2014 Technical Machine
License: CC-BY-SA

TM-00-04.dch
2014.06.05

GPIO BANK




LPC CONNECTION




HARDWARE UART ON PORTS A, B, AND D ONLY
 SOFTWARE UART POSSIBLE ON PORT C AND GPIO
 I2C BUSES SHARED ON PORTS A/B/GPIO, C/D


UPPER LEFT (C)




UPPER RIGHT (D)



LOWER LEFT (A)



LOWER RIGHT (B)



Tessel

Copyright 2014 Technical Machine
 License: CC-BY-SA

MODULES


TM-00-04.dch
 2014.06.05

2

1




B

B



A

A



Tessel







Copyright 2014 Technical Machine
License: CC-BY-SA

POWER

TM-00-04.dch
2014.06.05

2

1



Tessel

Copyright 2014 Technical Machine
License: CC-BY-SA

RAM

TM-00-04.dch
2014.06.05